

List of Figures

Figure 1-1	Directed test progress over time	6
Figure 1-2	Directed test coverage	6
Figure 1-3	Constrained-random test progress over time vs. directed testing	8
Figure 1-4	Constrained-random test coverage	9
Figure 1-5	Coverage convergence	9
Figure 1-6	Test progress with and without feedback	13
Figure 1-7	The testbench — design environment	15
Figure 1-8	Testbench components	15
Figure 1-9	Signal and command layers	18
Figure 1-10	Testbench with functional layer added	18
Figure 1-11	Testbench with scenario layer added	19
Figure 1-12	Full testbench with all layers	20
Figure 1-13	Connections for the driver	21
Figure 2-1	Unpacked array storage	29
Figure 2-2	Packed array layout	33
Figure 2-3	Packed array bit layout	34
Figure 2-4	Associative array	38
Figure 4-1	The testbench – design environment	79
Figure 4-2	Testbench – Arbiter without interfaces	81
Figure 4-3	An interface straddles two modules	83
Figure 4-4	Main regions inside a SystemVerilog time step	94
Figure 4-5	A clocking block synchronizes the DUT and testbench	96
Figure 4-6	Sampling a synchronous interface	98
Figure 4-7	Driving a synchronous interface	100
Figure 4-8	Testbench – ATM router diagram without interfaces	110
Figure 4-9	Testbench - router diagram with interfaces	114
Figure 4-10	LD3 Microcontroller fetch block	119
Figure 5-1	Handles and objects after allocating multiple objects	132
Figure 5-2	Static variables in a class	135
Figure 5-3	Contained objects	144
Figure 5-4	Handles and objects across methods	147

Figure 5-5	Objects and handles before copy with the new operator	152
Figure 5-6	Objects and handles after copy with the new operator	152
Figure 5-7	Objects and handles after copy with the new operator	153
Figure 5-8	Objects and handles after deep copy	155
Figure 5-9	Layered testbench	158
Figure 6-1	Building a bathtub distribution	186
Figure 6-2	Random strobe waveforms	196
Figure 6-3	Sharing a single random generator	210
Figure 6-4	First generator uses additional values	211
Figure 6-5	Separate random generators per object	211
Figure 7-1	Testbench environment blocks	218
Figure 7-2	Fork...join blocks	219
Figure 7-3	Fork...join block	220
Figure 7-4	Fork...join block diagram	230
Figure 7-5	A mailbox connecting two transactors	241
Figure 7-6	A mailbox with multiple handles to one object	242
Figure 7-7	A mailbox with multiple handles to multiple objects	242
Figure 7-8	Layered testbench with environment	254
Figure 8-1	Simplified layered testbench	260
Figure 8-2	Base Transaction class diagram	261
Figure 8-3	Extended Transaction class diagram	262
Figure 8-4	Blueprint pattern generator	266
Figure 8-5	Blueprint generator with new pattern	266
Figure 8-6	Simplified extended transaction	271
Figure 8-7	Multiple inheritance problem	278
Figure 8-8	Callback flow	285
Figure 9-1	Coverage convergence	296
Figure 9-2	Coverage flow	297
Figure 9-3	Bug rate during a project	300
Figure 9-4	Coverage comparison	302
Figure 9-5	Uneven probability for transaction length	330
Figure 9-6	Even probability for transaction length with solve...before	330
Figure 10-1	Router and testbench with interfaces	336
Figure 11-1	The testbench – design environment	352
Figure 11-2	Block diagram for the squat design	352
Figure 12-1	Storage of a 40-bit 2-state variable	390
Figure 12-2	Storage of a 40-bit 4-state variable	391