

Contents

List of Examples	xiii
List of Figures	xxvii
List of Tables	xxix
Preface	xxx
Acknowledgments	xxxvii
1. VERIFICATION GUIDELINES	1
1.1 The Verification Process	2
1.2 The Verification Methodology Manual	4
1.3 Basic Testbench Functionality	5
1.4 Directed Testing	5
1.5 Methodology Basics	7
1.6 Constrained-Random Stimulus	8
1.7 What Should You Randomize?	10
1.8 Functional Coverage	13
1.9 Testbench Components	14
1.10 Layered Testbench	15
1.11 Building a Layered Testbench	21
1.12 Simulation Environment Phases	22
1.13 Maximum Code Reuse	23
1.14 Testbench Performance	23
1.15 Conclusion	24
1.16 Exercises	24
2. DATA TYPES	27
2.1 Built-In Data Types	27
2.2 Fixed-Size Arrays	30
2.3 Dynamic Arrays	37
2.4 Queues	38

2.5	Associative Arrays	40
2.6	Array Methods	43
2.7	Choosing a Storage Type	48
2.8	Creating New Types with typedef	50
2.9	Creating User-Defined Structures	52
2.10	Packages	55
2.11	Type conversion	56
2.12	Streaming operators	57
2.13	Enumerated Types	59
2.14	Constants	63
2.15	Strings	63
2.16	Expression Width	64
2.17	Conclusion	65
2.18	Exercises	66
3.	PROCEDURAL STATEMENTS AND ROUTINES	71
3.1	Procedural Statements	71
3.2	Tasks, Functions, and Void Functions	73
3.3	Task and Function Overview	74
3.4	Routine Arguments	74
3.5	Returning from a Routine	80
3.6	Local Data Storage	81
3.7	Time Values	83
3.8	Conclusion	85
3.9	Exercises	85
4.	CONNECTING THE TESTBENCH AND DESIGN	89
4.1	Separating the Testbench and Design	90
4.2	The Interface Construct	92
4.3	Stimulus Timing	100
4.4	Interface Driving and Sampling	106
4.5	Program block considerations	112
4.6	Connecting It All Together	114
4.7	Top-Level Scope	115
4.8	Program – Module Interactions	117
4.9	SystemVerilog Assertions	118
4.10	The Four-Port ATM Router	120
4.11	The ref port direction	128
4.12	Conclusion	129
4.13	Exercises	130

5.	BASIC OOP	133
5.1	Introduction	133
5.2	Think of Nouns, not Verbs	134
5.3	Your First Class	135
5.4	Where to Define a Class	135
5.5	OOP Terminology	136
5.6	Creating New Objects	137
5.7	Object Deallocation	141
5.8	Using Objects	142
5.9	Class Methods	143
5.10	Defining Methods Outside of the Class	144
5.11	Static Variables vs. Global Variables	145
5.12	Scoping Rules	148
5.13	Using One Class Inside Another	151
5.14	Understanding Dynamic Objects	154
5.15	Copying Objects	158
5.16	Public vs. Local	164
5.17	Straying Off Course	164
5.18	Building a Testbench	165
5.19	Conclusion	166
5.20	Exercises	166
6.	RANDOMIZATION	171
6.1	Introduction	171
6.2	What to Randomize	172
6.3	Randomization in SystemVerilog	174
6.4	Constraint Details	177
6.5	Solution Probabilities	188
6.6	Controlling Multiple Constraint Blocks	193
6.7	Valid Constraints	194
6.8	In-line Constraints	194
6.9	The pre_randomize and post_randomize Functions	195
6.10	Random Number Functions	197
6.11	Constraints Tips and Techniques	198
6.12	Common Randomization Problems	202
6.13	Iterative and Array Constraints	205
6.14	Atomic Stimulus Generation vs. Scenario Generation	213
6.15	Random Control	217
6.16	Random Number Generators	219
6.17	Random Device Configuration	222
6.18	Conclusion	225
6.19	Exercises	226

7.	THREADS AND INTERPROCESS COMMUNICATION	231
7.1	Working with Threads	232
7.2	Disabling Threads	242
7.3	Interprocess Communication	246
7.4	Events	246
7.5	Semaphores	252
7.6	Mailboxes	254
7.7	Building a Testbench with Threads and IPC	266
7.8	Conclusion	270
7.9	Exercises	271
8.	ADVANCED OOP AND TESTBENCH GUIDELINES	275
8.1	Introduction to Inheritance	276
8.2	Blueprint Pattern	281
8.3	Downcasting and Virtual Methods	286
8.4	Composition, Inheritance, and Alternatives	290
8.5	Copying an Object	295
8.6	Abstract Classes and Pure Virtual Methods	297
8.7	Callbacks	299
8.8	Parameterized Classes	304
8.9	Static and Singleton Classes	308
8.10	Creating a Test Registry	313
8.11	Conclusion	322
8.12	Exercises	323
9.	FUNCTIONAL COVERAGE	325
9.1	Coverage Types	328
9.2	Functional Coverage Strategies	331
9.3	Simple Functional Coverage Example	333
9.4	Anatomy of a Cover Group	335
9.5	Triggering a Cover Group	337
9.6	Data Sampling	341
9.7	Cross Coverage	350
9.8	Generic Cover Groups	356
9.9	Coverage Options	357
9.10	Analyzing Coverage Data	360
9.11	Measuring Coverage Statistics During Simulation	362
9.12	Conclusion	362
9.13	Exercises	363
10.	ADVANCED INTERFACES	365
10.1	Virtual Interfaces with the ATM Router	366
10.2	Connecting to Multiple Design Configurations	374

<i>Contents</i>	xi
10.3 Parameterized Interfaces and Virtual Interfaces	379
10.4 Procedural Code in an Interface	381
10.5 Conclusion	384
10.6 Exercises	384
11. A COMPLETE SYSTEMVERILOG TESTBENCH	387
11.1 Design Blocks	387
11.2 Testbench Blocks	392
11.3 Alternate Tests	413
11.4 Conclusion	415
11.5 Exercises	416
12. INTERFACING WITH C / C++	419
12.1 Passing Simple Values	420
12.2 Connecting to a Simple C Routine	424
12.3 Connecting to C++	431
12.4 Simple Array Sharing	436
12.5 Open arrays	438
12.6 Sharing Composite Types	441
12.7 Pure and Context Imported Methods	444
12.8 Communicating from C to SystemVerilog	445
12.9 Connecting Other Languages	456
12.10 Conclusion	457
12.11 Exercises	457
References	459
Index	461

